

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|---------------------------------------|----------------------|-------------------------|------------------|
| 10/645,789 | 08/20/2003 | Purna Mohanty | ADAPP243 | 8030 |
| 25920 7590 08/03/2005 MARTINE PENILLA & GENCARELLA, LLP 710 LAKEWAY DRIVE | | | EXAMINER | |
| | | | LIN, SUN J | |
| SUITE 200 | · · · · · · · · · · · · · · · · · · · | | | PAPER NUMBER |
| SUNNYVALE | SUNNYVALE, CA 94085 | | | |
| | | | DATE MAILED: 08/03/2005 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | • | | |
|--|---|---|--|
| • | Application No. | Applicant(s) | |
| | 10/645,789 | MOHANTY ET AL. | |
| Office Action Summary | Examiner | Art Unit | |
| | Sun J. Lin | 2825 | |
| The MAILING DATE of this communication Period for Reply | appears on the cover sheet w | rith the correspondence address | |
| A SHORTENED STATUTORY PERIOD FOR RETHE MAILING DATE OF THIS COMMUNICATION Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory provided to reply within the set or extended period for reply will, by some any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b). | ON. FR 1.136(a). In no event, however, may a n. a reply within the statutory minimum of thi eriod will apply and will expire SIX (6) MOI statute, cause the application to become A | reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133). | |
| Status | | | |
| 1) Responsive to communication(s) filed on 1 | 16 May 2005. | | |
| 2a)⊠ This action is FINAL . 2b)□ | This action is non-final. | | |
| 3) Since this application is in condition for all | owance except for formal mat | ters, prosecution as to the merits is | |
| closed in accordance with the practice und | der <i>Ex parte Quayle</i> , 1935 C.[| D. 11, 453 O.G. 213. | |
| Disposition of Claims | | | |
| 4)⊠ Claim(s) <u>1-20</u> is/are pending in the applica | ation. | | |
| 4a) Of the above claim(s) is/are with | ndrawn from consideration. | | |
| 5) Claim(s) is/are allowed. | | • | |
| 6)⊠ Claim(s) <u>1-20</u> is/are rejected. | | | |
| 7) Claim(s) is/are objected to. | • | | |
| 8) Claim(s) are subject to restriction a | nd/or election requirement. | | |
| Application Papers | | | |
| 9) The specification is objected to by the Exar | miner. | | |
| 10)⊠ The drawing(s) filed on 23 May 2005 is/are | a)⊠ accepted or b)☐ obje | cted to by the Examiner. | |
| Applicant may not request that any objection to | the drawing(s) be held in abeya | nce. See 37 CFR 1.85(a). | |
| Replacement drawing sheet(s) including the co | prrection is required if the drawing | g(s) is objected to. See 37 CFR 1.121(d). | |
| 11)☐ The oath or declaration is objected to by th | e Examiner. Note the attache | d Office Action or form PTO-152. | |
| Priority under 35 U.S.C. § 119 | | | |
| 12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: | | § 119(a)-(d) or (f). | |
| 1. Certified copies of the priority docun | | | |
| 2. Certified copies of the priority docun | | · · | |
| 3. Copies of the certified copies of the | • | received in this National Stage | |
| application from the International Bu | | roseived | |
| * See the attached detailed Office action for a | i list of the certified copies not | received. | |
| | | | |
| Attachment(s) 1) Notice of References Cited (PTO-892) | 4) Interview | Summary (PTO-413) | |
| Notice of References Cited (FTO-032) Notice of Draftsperson's Patent Drawing Review (PTO-948) | | (s)/Mail Date | |

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

Paper No(s)/Mail Date _____.

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

5) Notice of Informal Patent Application (PTO-152)

6) Other: ____.

Art Unit: 2825

DETAILED ACTION

Page 2

1. This Office Action is in response to applicant's Amendment and Remarks filed on 05/16/2005 regarding application 10/645,789 filed on 08/20/2003. Claims 1 – 20 remain pending in the application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- (1). Determining the scope and contents of the prior art.
- (2). Ascertaining the differences between the prior art and the claims at issue.
- (3). Resolving the level of ordinary skill in the pertinent art.
- (4). Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 3. Claims 1-3, 5, 6, 10-12, 16-18 and 20 are rejected under 35 U.S.C. 102(b) as being unpatentable over U.S. Patent No. 6,324,671 B1 to <u>Ratzel et al.</u> in view of U.S. Patent No. 6,851,102 B2 to <u>Tsuchiya</u>.
- 4. As to Claim 1, *Ratzel et al.* show and teach the following subject matter:
 - A method for verifying <u>design goal</u> of an <u>integrated circuit design</u> [col. 2, line 50 – 51];
 - <u>Defining tasks</u>, the tasks being specified and formatted as text files using <u>high</u> <u>level design language</u> (HDL) such as <u>Verilog (HDL)</u> or <u>VHDL</u> [col. 1, line 26 28; line 49 50]; Notice that the <u>Verilog</u> (HDL) is a <u>text based hardware</u> <u>description programming language</u>;
 - <u>Specifying</u> (i.e., <u>Identifying</u>) a <u>timing test</u> (i.e., <u>test case</u>) [Fig. 1A]; Notice that (1) the <u>timing test</u> (<u>test case</u>) is defined by the <u>text based HDL tasks</u> –

Art Unit: 2825

[Fig. 1A; col. 1, line 26 - 28; col. 8, line 40 - 67] (2) the <u>text based HDL tasks</u> are formatted as <u>text files</u>;

- <u>HDL text based tasks</u> are <u>behavioral description</u>, they are prepared in <u>register-transfer level (RTL) description</u> to be <u>verified</u> by a simulator [col. 1, line 26 33; col. 5, line 43 52]; Notice that <u>each of the tasks</u> defined in HDL is correlated with a <u>RTL description</u>;
- Process of <u>compiling an RTL description</u> to convert the <u>RTL description</u> into a list of <u>cells and interconnection</u> there between (to be applied in a simulation and/or synthesis tool) [col. 1, line 63 66]; Notice that (1) a <u>compiled RTL description</u> is a <u>pre-compiled HDL task</u>; cells of <u>compiled RTL description</u> is stored in a <u>cell library</u> available for use in <u>synthesis tool</u> col. 2, line 2 10]
 (2) <u>RTL modeling</u> and <u>synthesis tool</u> are applied for simulation;
- Executing the compiled task to simulate a behavior for the integrated circuit design to determine if timing goal has been achieved – [Step 12, 18, 22 and 24 in Fig. 1A];
- If <u>timing goal</u> has not been achieved, the tasks of the <u>timing test</u> (<u>test case</u>)
 are adjusted [Step 26, 28 and 30 in Fig. 1A];
- Repeating the executing of the timing test (test case) to simulate the (timing) behavior for the integrated circuit design.

<u>Ratzel et al.</u> teach that HDL provides a readily understandable description of operation of an integrated circuit ... The RTL description may be read by a <u>person unfamiliar with the integrated circuit's operation</u> – [col. 1, line 49 – 55]. They do not show defining tasks (i.e., operations) of an integrated circuit being formatted as .text files (i.e., unformatted ASCII files). But <u>Tsuchiya</u> shows in Fig. 3 defining a task of an integrated circuit in a <u>RTL description</u>, which is formatted in a <u>hardware description</u> <u>language</u> (HDL) <u>text file</u> (i.e., unformatted ASCII .txt file) – [col. 6, line 9 – 13].

Notice that the purpose of defining tasks of an integrated circuit in RTL description being formatted in ASCII .txt files is to allow the tasks to be easily understood by a person unfamiliar with the integrated circuit operation.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Tsuchiya</u> in

Art Unit: 2825

defining tasks of an integrated circuit in RTL description formatted in ASCII .txt files in order to allow the tasks to be easily understood by a person unfamiliar with the integrated circuit operation.

For reference purposes, the explanations given above in response to Claim 1 are called [Response A] hereinafter.

5. As to Claim 5, reasons are included in [Response A] given above. Notice that (1) the HDL tasks, described in RTL description, contain a sequence of tasks (2) a RTL behavioral model associated each HDL task need to be identified (3) simulation of the integrated circuited is performed using RTL modeling and synthesis tool – [Step 18, 20 and 22 in Fig. 1A] (4) pre-compiled HDL tasks are stored in cell library for future retrieval thereby minimizing compilation time.

For reference purposes, the explanations given above in response to Claim 5 are called [Response B] hereinafter.

- 6. As to Claim 12, reasons are included in [Response B] given above.
- 7. As to Claim 17, in addition to reasons included in [Response A] given above, Ratzel et al. show in Fig. 3 and teach a computer system for validating an integrated circuit design comprising (1) a processing unit 92 (i.e., processor) (2) a storage medium 96., which contains DRAM memory [Fig. 3, col. 10, line 16 col. 11, line 5]. Notice that (1) compiled tasks (i.e., RTL description) written in a HDL are stored in the storage medium 96 (2) a bus enabling communication between the processor, the memory and the storage medium.
- 8. As to Claims 2, 11 and 20, reasons are included in [Response A] given above.
- 9. As to Claim 3, there are many tasks need to be executed in verifying the goal of timing test. The tasks included in the timing test are grouped as macrotasks.

::--

Art Unit: 2825

10. As to Claims 6 and 16, reasons are included in [Response A] given above. Notice that the HDL tasks are <u>precompiled</u> to achieve <u>compiled</u> RTL <u>description</u> being stored in cell library for retrieval.

- 11. As to Claim 10, <u>Ratzel et al.</u> show and teach storing the HDL tasks in a cell library of <u>pre-compiled HDL tasks</u> (<u>RTL description</u>) on storage device in communication with a synthesis tool (i.e., system) performing the simulation [Fig. 1A; Fig 2; col. 1, line 63 col. 2, line 4]
- 12. As to Claim 18, <u>Ratzel et al.</u> teach that each step shown in Fig. 3 can be performed upon different computer systems. Furthermore, a <u>networked group</u> of <u>computer systems</u> may be used to perform the step shown in Fig. 3 [Fig. 3; col. 11, line 1 5]. Since operating in a <u>networked group</u> of <u>computer systems</u>, the storage device can be externally located from a specific computer system.
- 13. Claims 4, 7, 9, 13, 15 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,324,671 B1 to *Ratzel et al.* and U.S. Patent No. 6,851,102 B2 to *Tsuchiya* in view of U.S. Patent No. 5,437,037 to *Furuichi*.
- 14. As to Claim 4, as explained in [Response A] given above, <u>Ratzel et al.</u> and <u>Tsuchiya</u> show and teach identifying a test case (timing test) defined by text based HDL tasks, they do not teach a method of verify a syntax and a format of each of the text based HDL tasks of the test case. But <u>Furuichi</u> teaches that the HDL file/program for use in simulation is created subjected to <u>syntax analysis</u> and <u>elements</u> (i.e., <u>tasks</u>) of the HDL file are decomposed according to <u>a predetermined format</u> in order to redefine a database more suitable for processing a computer thereby the speed of execution of the simulation program is significantly improved [col. 4, line 13 46].

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of *Furuichi* in verifying syntax of the HDL file/program for use in simulation of timing test (test case) and verifying each of the *tasks* included in the HDL file to meet *a predetermined format*

Art Unit: 2825

in order to redefine a database more suitable for processing a computer thereby the speed of execution of the simulation program is significantly improved.

For reference purposes, the explanations given above in response to Claim 4 are called [Response C] hereinafter.

- 15. As to Claims 7, 13 and 19, reasons are included in [Response C] given above.
- 16. As to Claim 9, as explained in [Response A] given above, <u>Ratzel et al.</u> and <u>Tsuchiya</u> show and teach identifying a test case (timing test) defined by text based HDL tasks; they do not teach a method of using program instructions for accessing a <u>translator layer</u> to correlate the tasks of the file with the (pre-compiled) HDL tasks. But <u>Furuichi</u> teaches using programming language descriptions (i.e., program instructions) for accessing the <u>translator 17</u>, such as <u>compiler and linker</u>, in association with a (cell) library in order to produce executable information 17a which can be executed by a computer 18 [Fig. 4; col. 7, line 49 65]. Notice that function of the linker is to correlate the tasks of the file with pre-compiled HDL tasks (<u>compiled RTL description</u>), which are stored in the cell library.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Furuichi</u> in applying program instructions for accessing a <u>translator layer</u> to correlate the tasks of the file with the <u>pre-compiled HDL tasks</u> (<u>compiled RTL description</u>) already <u>stored in the cell library</u> in order to minimize compilation time thereby quickly producing executable information which can be executed by a computer.

For reference purposes, the explanations given above in response to Claim 9 are called [Response D] hereinafter.

- 17. As to Claim 15, reasons are included in [Response D] given above.
- 18. Claims 8 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 6,324,671 B1 to <u>Ratzel et al.</u>, U.S. Patent No. 6,851,102 B2 to <u>Tsuchiya</u>

Application/Control Number: 10/645,789 Page 7

Art Unit: 2825

and U.S. Patent No. 5,437,037 to <u>Furuichi</u> in view of U.S. Patent No. 6,539,520 B1 to <u>Tiong et al.</u>

19. As to Claim 8, <u>Ratzel et al.</u>, <u>Tsuchiya</u> and <u>Furuichi</u> teach subject matter regarding verification of HDL of the file associated with the test case as recited in Claims 5 and 7, they do not teach a method of applying a <u>script</u> in performing the verification. But <u>Tiong et al.</u> teach utilizing <u>scripts</u> to eliminate the labor intensive processes of learning, memorizing syntax and debugging the HDL files to correct syntax errors – [col. 2, line 68 – col. 3, line 32].

Notice that the <u>script</u> provides a designer a useful and efficient way in verifying the HDL files associated with the test file, it eliminate the labor intensive processes of learning, memorizing syntax and debugging the HDL files to correct syntax errors.

Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have applied the teachings of <u>Tiong et al.</u> in utilizing <u>scripts</u> in performing the verification of the file associated with the test case in order to eliminate the labor intensive processes of learning/memorizing syntax and debugging the HDL text files to correct syntax errors.

For reference purposes, the explanations given above in response to Claim 8 are called [Response E] hereinafter.

20. As to Claim 14, reasons are included in [Response E] given above.

Response to Amendments and Remarks

21. Applicants' amendments and remarks filed on 05/16/2005 have been reviewed. Applicants have amended independent Claims 1, 5, 12 and 17 to overcome prior art cited by the Examiner. However, new grounds of rejections have been founded and cited in this Office Action in view of additional newly discovered prior art: U.S. Patent No. 6,851,102 B2 to <u>Tsuchiya</u>. Detailed responses to the amended claims are given as above.

Art Unit: 2825

Conclusion

22. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sun J. Lin whose telephone number is (571) 272-1899. The examiner can normally be reached on Monday-Friday (9:00AM-6:00PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9318 for regular communications and (703) 872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-1782.

Sun James Lin Patent Examiner Art Unit 2825 July 31, 2005

Jamo Jun Fin



Title: Integrated Circuit Verification Scheme Application No: 10/645,789 File No: ADAPP243 Inventors: Mohanty et al. Page 1 of 5

REVIEWED OK Jeh 7-27-05




Fig. 1

Title: Integrated Circuit Verification Scheme Application No: 10/645,789 File No: ADAPP243 Inventors: Mohanty et al. Page 2 of 5




Fig. 2

Title: Integrated Circuit Verification Scheme Application No: 10/645,789 File No: ADAPP243 Inventors: Mohanty et al. Page 3 of 5




Fig. 3

Title: Integrated Circuit Verification Scheme Application No: 10/645,789 File No: ADAPP243 Inventors: Mohanty et al. Page 4 of 5




Fig.

7 %

Title: Integrated Circuit Verification Scheme Application No: 10/645,789 File No: ADAPP243 Inventors: Mohanty et al. Page 5 of 5

